Cypress Semiconductor /psoc63 /BLE /BLELL /LL_CONTROL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LL_CONTROL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRIV_1_2)PRIV_1_2 0 (DLE)DLE 0 (WL_READ_AS_MEM)WL_READ_AS_MEM 0 (ADVCH_FIFO_PRIV_1_2_FLUSH_CTRL)ADVCH_FIFO_PRIV_1_2_FLUSH_CTRL 0 (HW_RSLV_LIST_FULL)HW_RSLV_LIST_FULL 0 (RPT_INIT_ADDR_MATCH_PRIV_MISMATCH_ADV)RPT_INIT_ADDR_MATCH_PRIV_MISMATCH_ADV 0 (RPT_SCAN_ADDR_MATCH_PRIV_MISMATCH_ADV)RPT_SCAN_ADDR_MATCH_PRIV_MISMATCH_ADV 0 (RPT_PEER_ADDR_MATCH_PRIV_MISMATCH_SCN)RPT_PEER_ADDR_MATCH_PRIV_MISMATCH_SCN 0 (RPT_PEER_ADDR_MATCH_PRIV_MISMATCH_INI)RPT_PEER_ADDR_MATCH_PRIV_MISMATCH_INI 0 (RPT_SELF_ADDR_MATCH_PRIV_MISMATCH_INI)RPT_SELF_ADDR_MATCH_PRIV_MISMATCH_INI 0 (PRIV_1_2_ADV)PRIV_1_2_ADV 0 (PRIV_1_2_SCAN)PRIV_1_2_SCAN 0 (PRIV_1_2_INIT)PRIV_1_2_INIT 0 (EN_CONN_RX_EN_MOD)EN_CONN_RX_EN_MOD 0 (SLV_CONN_PEER_RPA_NOT_RSLVD)SLV_CONN_PEER_RPA_NOT_RSLVD 0 (ADVCH_FIFO_FLUSH)ADVCH_FIFO_FLUSH

Description

LL Backward compatibility

Fields

PRIV_1_2

Enables Privacy 1.2 Feature.

DLE

Enables Data Length extension feature in DTM, connection and encryption modules. This bit should always be set to 1’b1. 1’b0 is not supported.

WL_READ_AS_MEM

The Whilelist read logic is controlled using this bit. 0 - The reads to the whitelist address range is treated as FIFO reads and the pointers are reset by issueing the RESET_READ_PTR command. 1 - The reads to the whitelist address range is treated an memory reads. Any whilelist entry can be read.

ADVCH_FIFO_PRIV_1_2_FLUSH_CTRL

Controls the ADVCH FIFO flushing when PRIV_1_2 is enabled. 0 - Flushes all ADV & INIT packets, as in non privacy 1.2 mode, except those with unresolved peer or self RPA. 1 - Does not flush any CRC good packets

HW_RSLV_LIST_FULL

This bit indicates that the resolving list in the hardware is full and the list is extended in the FW. This will affect the behavior of address resolution. 0 - The resolving list in the hardware is not fully filled. When Whitelist is disabled and a peer identity address not in the resolving list is received, the packet is responded to by the hardware. 1 - The resolving list in the hardware is fully filled. All address comparisons must be extended to the Firmware list as well, Any match in the Firmware list should be followed by copying the matching entry into the hardware resolving list.

RPT_INIT_ADDR_MATCH_PRIV_MISMATCH_ADV

This bit controls the ADV engine behavior when an initiator address match occurs but a privacy mismatch occurs 0 - The packet is aborted 1 - The packet is received and reported to the Link Layer firmware

RPT_SCAN_ADDR_MATCH_PRIV_MISMATCH_ADV

This bit controls the ADV engine behavior when a scanner address match occurs but a privacy mismatch occurs 0 - The packet is aborted 1 - The packet is received and reported to the Link Layer firmware

RPT_PEER_ADDR_MATCH_PRIV_MISMATCH_SCN

This bit controls the SCAN engine behavior when an peer address match occurs but a privacy mismatch occurs 0 - The packet is aborted 1 - The packet is received and reported to the Link Layer firmware

RPT_PEER_ADDR_MATCH_PRIV_MISMATCH_INI

This bit controls the INIT engine behavior when an peer address match occurs but a privacy mismatch occurs 0 - The packet is aborted 1 - The packet is received and reported to the Link Layer firmware

RPT_SELF_ADDR_MATCH_PRIV_MISMATCH_INI

This bit controls the INIT engine behavior when a self address match occurs but a privacy mismatch occurs 0 - The packet is aborted 1 - The packet is received and reported to the Link Layer firmware

PRIV_1_2_ADV

Enables Privacy 1.2 for ADV engine

PRIV_1_2_SCAN

Enables Privacy 1.2 for SCAN engine

PRIV_1_2_INIT

Enables Privacy 1.2 for INIT engine

EN_CONN_RX_EN_MOD

This bit controls the Connection RX enable modification mode when SLV_CONN_PEER_RPA_NOT_RSLVD is set. 1’b0 - The Connection RX enable is unmodified 1’b1 - The Connection RX enable is during the Peer INIT RPA unresolved state is modified, until it is resolved.

SLV_CONN_PEER_RPA_NOT_RSLVD

This bit is asserted when SLV_CONN_PEER_RPA_UNMCH_INTR is set. The device does not enter into Connection established state until this bit is cleared after the RPA is resoved by the firmware. If the firmware is not able to resolve the RPA within the supervision timeout, the device aborts the connection establishement and this bit is cleared by the hardware. This bit is valid only if PRIV_1_2 is set.

ADVCH_FIFO_FLUSH

When set, flushes the ADVCH FIFO. The bit is auto cleared. Note that this should be used only when the FIFO is not read by the firmware. If firmware has started reading the FIFO, then the FIFO must be emptied exclusively by firmware reads

Links

() ()